Gate‐engineering‐based approach to improve the nanoscale DG MOSFET behavior against interfacial trap effects

Citation:

Bentrcia T, DJEFFAL F, Arar D, Dibi Z. Gate‐engineering‐based approach to improve the nanoscale DG MOSFET behavior against interfacial trap effects. physica status solidi (c)physica status solidi (c). 2014;11 :77-80.

Date Published:

2014

Publications /Année

Submitted (11)
2024 (16)
2023 (28)
2022 (169)
2021 (473)
2020 (440)
2019 (553)
2018 (630)
2017 (522)
2016 (439)

Publications / Auteur